MCQOPTIONS
Home
About Us
Contact Us
Bookmark
Saved Bookmarks
Testing Subject
General Aptitude
Logical and Verbal Reasoning
English Skills Ability
Technical Programming
Current Affairs
General Knowledge
Finance & Accounting
GATE (Mechanical Engineering)
Chemical Engineering
→
Digital Logic Design
→
Combinational Logics
→
With every clock pulse count is
1.
With every clock pulse count is
A.
decremented
B.
stopped
C.
incremented
D.
enabled
Answer» D. enabled
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
The rounded corners of conditional box differentiate it from
In ASM design flip-flops are considered to be
The change of state in ASM chart is performed in
A command used to start signals operation is indicated by
ASM stands for
To continue the count E must be
The logic design consists of
Control implementation method is
Binary information is classified into
Large maps are used if flip-flops and inputs become greater than
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies
