MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 1917 Mcqs, each offering curated multiple-choice questions to sharpen your UGC-NET knowledge and support exam preparation. Choose a topic below to get started.
| 701. |
Consider a uniprocessor system where new processes arrive at an average of five processes per minute and each process needs an average of 6 seconds of service time. What will be the CPU utilization ? |
| A. | 80 % |
| B. | 50 % |
| C. | 60 % |
| D. | 30 % |
| Answer» C. 60 % | |
| 702. |
The first operating system of Microprocessor is ................... |
| A. | ATLAS |
| B. | CP/M |
| C. | SAGE |
| D. | T.H.E |
| Answer» C. SAGE | |
| 703. |
Which of the following is an interrupt according to temporal relationship with system clock? |
| A. | Maskable interrupt |
| B. | Periodic interrupt |
| C. | Division by zero |
| D. | Synchronous interrupt |
| Answer» E. | |
| 704. |
In the indirect addressing scheme, the second part of an instruction contains: |
| A. | the operand in decimal form |
| B. | the address of the location where the value of the operand is stored |
| C. | the address of the location where the address of the operand is stored |
| D. | the operand in an encoded form |
| Answer» D. the operand in an encoded form | |
| 705. |
8-bit 1’s complement form of –77.25 is |
| A. | 01001101.0100 |
| B. | 01001101.0010 |
| C. | 10110010.1011 |
| D. | 10110010.1101 |
| Answer» D. 10110010.1101 | |
| 706. |
Which of the following logic is the fastest ? |
| A. | RTL |
| B. | ECL |
| C. | HTL |
| D. | HCL |
| Answer» C. HTL | |
| 707. |
A multiplexer is a logic circuit that |
| A. | accepts one input and gives several output |
| B. | accepts many inputs and gives many output |
| C. | accepts many inputs and gives one output |
| D. | accepts one input and gives one output |
| Answer» D. accepts one input and gives one output | |
| 708. |
The characteristic equation of a T flip-flop is:(A) Qn+1=TQ’n + T’ Qn (B) Qn+1=T+Qn(C) Qn+1=TQn (D) Qn+1= T’Q’nThe symbols used have the usual meaning. |
| A. | A |
| B. | B |
| C. | C |
| D. | D |
| Answer» B. B | |
| 709. |
Which one of the following set of gates is best suited for ‘parity’ checking and ‘parity’ generation? |
| A. | AND, OR, NOT |
| B. | NAND, NOR |
| C. | EX-OR, EX-NOR |
| D. | None of the above |
| Answer» D. None of the above | |
| 710. |
What are the final values of Q1 and Q0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below: |
| A. | 11 |
| B. | 10 |
| C. | 01 |
| D. | 00 |
| Answer» E. | |
| 711. |
Which of the following 8085 microprocessor hardware interrupt has the lowest priority? |
| A. | RST 6.5 |
| B. | RST 7.5 |
| C. | TRAP |
| D. | INTR |
| Answer» E. | |
| 712. |
A CPU handles interrupt by executing interrupt service subroutine................. |
| A. | by checking interrupt register after execution of each instruction |
| B. | by checking interrupt register at the end of the fetch cycle |
| C. | whenever an interrupt is registered |
| D. | by checking interrupt register at regular time interval |
| Answer» B. by checking interrupt register at the end of the fetch cycle | |
| 713. |
................ refers to the discrepancy among a computed, observed or measured value and the true specified or theoretically correct values. |
| A. | Fault |
| B. | Failure |
| C. | Defect |
| D. | Error |
| Answer» E. | |
| 714. |
Which logic family dissipates the minimum power ? |
| A. | DTL |
| B. | TTL |
| C. | ECL |
| D. | CMOS |
| Answer» E. | |
| 715. |
What type of logic circuit is represented by the figure shown below? |
| A. | XOR |
| B. | XNOR |
| C. | XAND |
| D. | XNAND |
| Answer» C. XAND | |
| 716. |
A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes? |
| A. | 0.64 |
| B. | 0.96 |
| C. | 2.00 |
| D. | 0.32 |
| Answer» E. | |
| 717. |
The speed up of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio:Where n → no. of taskstn → time of completion of each taskk → no. of segments of pipelinetp → clock cycle timeS → speed up ratio |
| A. | A |
| B. | B |
| C. | C |
| D. | D |
| Answer» B. B | |
| 718. |
A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer? |
| A. | 0.06% |
| B. | 0.12% |
| C. | 1.2% |
| D. | 2.5% |
| Answer» C. 1.2% | |
| 719. |
The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. |
| A. | Base indexed |
| B. | Base indexed plus displacement |
| C. | Indexed |
| D. | Displacement |
| Answer» E. | |
| 720. |
What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions?Mov al, 15Mov ah, 15Xor al, alMov cl, 3Shr ax, cl |
| A. | 0F00 h |
| B. | 0F0F h |
| C. | 01E0 h |
| D. | FFFF h |
| Answer» D. FFFF h | |
| 721. |
Which of the following is a sequential circuit? |
| A. | Multiplexer |
| B. | Decoder |
| C. | Counter |
| D. | Full adder |
| Answer» D. Full adder | |
| 722. |
The Register that stores all interrupt requests is: |
| A. | Interrupt mask register |
| B. | Interrupt service register |
| C. | Interrupt request register |
| D. | Status register |
| Answer» D. Status register | |
| 723. |
Which of the following in 8085 microprocessor performsHL = HL + DE ? |
| A. | DAD D |
| B. | DAD H |
| C. | DAD B |
| D. | DAD SP |
| Answer» B. DAD H | |
| 724. |
What will be the output at PORT1 if the following program is executed?MVI B, 82HMOV A, BMOV C, AMVI D, 37HOUT PORT1HLT |
| A. | 37H |
| B. | 82H |
| C. | B9H |
| D. | 00H |
| Answer» C. B9H | |
| 725. |
8085 microprocessor has ............. hardware interrupts. |
| A. | 2 |
| B. | 3 |
| C. | 4 |
| D. | 5 |
| Answer» E. | |
| 726. |
In ............... addressing mode, the operands are stored in the memory. The address of the corresponding memory location is given in a register which is specified in the instruction. |
| A. | Register direct |
| B. | Register indirect |
| C. | Base indexed |
| D. | Displacement |
| Answer» C. Base indexed | |
| 727. |
In ............. method, the word is written to the block in both the cache and main memory, in parallel. |
| A. | Write through |
| B. | Write back |
| C. | Write protected |
| D. | Direct mapping |
| Answer» B. Write back | |
| 728. |
A Multicomputer with 256 CPUs is organized as 16x16 grid. What is the worst case delay (in hops) that a message might have to take? |
| A. | 16 |
| B. | 15 |
| C. | 32 |
| D. | 30 |
| Answer» E. | |
| 729. |
A complete microcomputer system consists of |
| A. | Microprocessor |
| B. | Memory |
| C. | Peripheral equipment |
| D. | All of the above |
| Answer» E. | |
| 730. |
Where does a computer add and compare data ? |
| A. | Hard disk |
| B. | Floppy disk |
| C. | CPU chip |
| D. | Memory chip |
| Answer» D. Memory chip | |
| 731. |
Which of the following logic families is well suited for high-speed operations ? |
| A. | TTL |
| B. | ECL |
| C. | MOS |
| D. | CMOS |
| Answer» C. MOS | |
| 732. |
Pipelining strategy is called implement |
| A. | instruction execution |
| B. | instruction prefetch |
| C. | instruction decoding |
| D. | instruction manipulation |
| Answer» C. instruction decoding | |
| 733. |
The concept of pipelining is most effective in improving performance if the tasks being performed in different stages : |
| A. | require different amount of time |
| B. | require about the same amount of time |
| C. | require different amount of time with time difference between any two tasks being same |
| D. | require different amount with time difference between any two tasks being different |
| Answer» C. require different amount of time with time difference between any two tasks being same | |
| 734. |
Cached and interleaved memories are ways of speeding up memory access between CPU’s and slower RAM. Which memory models are best suited (i.e. improves the performance most) for which programs ?(i) Cached memory is best suited for small loops.(ii) Interleaved memory is best suited for small loops(iii) Interleaved memory is best suited for large sequential code.(iv) Cached memory is best suited for large sequential code. |
| A. | (i) and (ii) are true |
| B. | (i) and (iii) are true |
| C. | (iv) and (ii) are true |
| D. | (iv) and (iii) are true |
| Answer» C. (iv) and (ii) are true | |
| 735. |
Consider the circuit shown below. In a certain steady state, Y is at logical ‘l’. What are possible values of A, B, C ? |
| A. | A = 0, B = 0, C = 1 |
| B. | A = 0, B = C = 1 |
| C. | A = B = 1, C = 1 |
| D. | either A or C |
| Answer» E. | |
| 736. |
The branch logic that provides making capabilities in the control unit is known as |
| A. | Controlled transfer |
| B. | Conditional transfer |
| C. | Unconditional transfer |
| D. | None of the above |
| Answer» B. Conditional transfer | |
| 737. |
Consider the below circuit and find the output function f(x,y,z). |
| A. | xz’+xy+y’z |
| B. | xz’+xy+y’z’ |
| C. | xz+xy+y’z’ |
| D. | xz+xy’+y’z |
| Answer» B. xz’+xy+y’z’ | |
| 738. |
Identify the addressing modes of below instructions and match them :(a) ADI (1) Immediate addressing(b) STA (2) Direct addressing(c) CMA (3) Implied addressing(d) SUB (4) Register addressing |
| A. | a – 1, b – 2, c – 3, d – 4 |
| B. | a – 2, b – 1, c – 4, d – 3 |
| C. | a – 3, b – 2, c – 1, d – 4 |
| D. | a – 4, b – 3, c – 2, d – 1 |
| Answer» B. a – 2, b – 1, c – 4, d – 3 | |
| 739. |
The instruction: MOV CL, [BX] [DI] + 8 represents the ............... addressing mode. |
| A. | Based Relative |
| B. | Based Indexed |
| C. | Indexed Relative |
| D. | Register Indexed |
| Answer» C. Indexed Relative | |
| 740. |
A given memory chip has 14 address pins and 8 data pins. It has the following number of locations. |
| A. | 28 |
| B. | 214 |
| C. | 26 |
| D. | 212 |
| Answer» C. 26 | |
| 741. |
A binary ripple counter is required to count up to 16383. How many flip-flops are required ? |
| A. | 16382 |
| B. | 8191 |
| C. | 512 |
| D. | 14 |
| Answer» E. | |
| 742. |
The power dissipation of a flip-flop is 3 mW. The power dissipation of a digital system with 4 flip-flops is given by |
| A. | 34 mW |
| B. | 43 mW |
| C. | 4/3 mW |
| D. | 12 mW |
| Answer» E. | |
| 743. |
Which of the following electronic component is not found in IC’s ? |
| A. | Diode |
| B. | Resistor |
| C. | Transistor |
| D. | Inductor |
| Answer» E. | |
| 744. |
Match the following:a. TTL i. High component densityb. ECL ii. Low power consumptionc. MOS iii. Evolution of “diodetransistor- logic”d. CMOS iv. High speed digital circuitsCodes: a b c d |
| A. | iii ii i iv |
| B. | i iv iii ii |
| C. | iii iv i ii |
| D. | i ii iii iv |
| Answer» D. i ii iii iv | |
| 745. |
Which one of the following is not an addressing mode? |
| A. | Register indirect |
| B. | Auto increment |
| C. | Relative indexed |
| D. | Immediate operand |
| Answer» D. Immediate operand | |
| 746. |
Computers can have instruction formats with |
| A. | only two address and three address instructions |
| B. | only one address and two address instructions |
| C. | only one address, two address and three address instructions |
| D. | zero address, one address, two address and three address instructions |
| Answer» E. | |
| 747. |
Which is not a typical program control instruction? |
| A. | BR |
| B. | JMP |
| C. | SHL |
| D. | TST |
| Answer» D. TST | |
| 748. |
Interrupt which arises from illegal or erroneous use of an instruction or data is |
| A. | Software interrupt |
| B. | Internal interrupt |
| C. | External interrupt |
| D. | All of the above |
| Answer» C. External interrupt | |
| 749. |
What does the following Java function perform? (Assume int occupies four bytes of storage) |
| A. | Returns the int that has the binary representation of integer a |
| B. | Return the int that has the reversed binary representation of integer a |
| C. | Return the int that represents the number of 1’s in the binary representation of integer a |
| D. | Return the int that represents the number of 0’s in the binary representation of integer a |
| Answer» C. Return the int that represents the number of 1’s in the binary representation of integer a | |
| 750. |
Which of following is an example of a client-server model? |
| A. | DNS |
| B. | FTP |
| C. | TELNET |
| D. | All the above |
| Answer» E. | |