MCQOPTIONS
Saved Bookmarks
This section includes 164 Mcqs, each offering curated multiple-choice questions to sharpen your Bachelor of Sc in Computer Science FY knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
Which is not part of the execution unit (EU)? |
| A. | arithmetic logic unit (alu) |
| B. | clock |
| C. | general registers |
| D. | flags |
| Answer» C. general registers | |
| 2. |
The result of MOV AL, 65 is to store |
| A. | store 0100 0010 in al |
| B. | store 42h in al |
| C. | store 40h in al |
| D. | store 0100 0001 in al |
| Answer» E. | |
| 3. |
Which group of instructions do not affect the flags? |
| A. | arithmetic operations |
| B. | logic operations |
| C. | data transfer operations |
| D. | branch operations |
| Answer» D. branch operations | |
| 4. |
Which microprocessor accepts the program written for 8086 without any changes? |
| A. | 8085 |
| B. | 8086 |
| C. | 8087 |
| D. | 8088 |
| Answer» E. | |
| 5. |
A 20-bit address bus allows access to a memory of capacity |
| A. | 1 mb |
| B. | 2 mb |
| C. | 4 mb |
| D. | 8 mb |
| Answer» B. 2 mb | |
| 6. |
Which of the following is not an 8086/8088 general-purpose register? |
| A. | code segment (cs) |
| B. | data segment (ds) |
| C. | stack segment (ss) |
| D. | address segment (as) |
| Answer» E. | |
| 7. |
During a read operation the CPU fetches ________. |
| A. | a program instruction |
| B. | another address |
| C. | data itself |
| D. | all of the above |
| Answer» E. | |
| 8. |
Which of the following is not an arithmetic instruction? |
| A. | inc (increment) |
| B. | cmp (compare) |
| C. | dec (decrement) |
| D. | rol (rotate left) |
| Answer» E. | |
| 9. |
A 20-bit address bus can locate ________. |
| A. | 1,048,576 locations |
| B. | 2,097,152 locations |
| C. | 4,194,304 locations |
| D. | 8,388,608 locations |
| Answer» B. 2,097,152 locations | |
| 10. |
Which is not an operand? |
| A. | variable |
| B. | register |
| C. | memory location |
| D. | assembler |
| Answer» E. | |
| 11. |
Which microprocessor has multiplexed data and address lines? |
| A. | 8086 |
| B. | 80286 |
| C. | 80386 |
| D. | pentium |
| Answer» B. 80286 | |
| 12. |
The first microprocessor had a(n)________. |
| A. | 1 – bit data bus |
| B. | 2 – bit data bus |
| C. | 4 – bit data bus |
| D. | 8 – bit data bus |
| Answer» D. 8 – bit data bus | |
| 13. |
Which method bypasses the CPU for certain types of data transfer? |
| A. | software interrupts |
| B. | interrupt-driven i/o |
| C. | polled i/o |
| D. | direct memory access (dma) |
| Answer» E. | |
| 14. |
Which of the following is not a basic element within the microprocessor? |
| A. | microcontroller |
| B. | arithmetic logic unit (alu) |
| C. | register array |
| D. | control unit |
| Answer» B. arithmetic logic unit (alu) | |
| 15. |
Status register is also called as ___________. |
| A. | accumulator |
| B. | stack |
| C. | counter |
| D. | flags |
| Answer» E. | |
| 16. |
The First Microprocessor was__________. |
| A. | intel 4004 |
| B. | 8080 |
| C. | 8085 |
| D. | 4008 |
| Answer» B. 8080 | |
| 17. |
Access time is faster for _________. |
| A. | rom |
| B. | sram |
| C. | dram |
| D. | eram |
| Answer» C. dram | |
| 18. |
Address line for TRAP is? |
| A. | 0023h |
| B. | 0024h |
| C. | 0033h |
| D. | 0099h |
| Answer» C. 0033h | |
| 19. |
In 8086 microprocessor one of the following statements is not true? |
| A. | coprocessor is interfaced in max mode. |
| B. | coprocessor is interfaced in min mode. |
| C. | i /o can be interfaced in max / min mode. |
| D. | supports pipelining |
| Answer» C. i /o can be interfaced in max / min mode. | |
| 20. |
In 8086 microprocessor the following has the highest priority among all type interrupts? |
| A. | nmi |
| B. | div 0 |
| C. | type 255 |
| D. | over flow |
| Answer» B. div 0 | |
| 21. |
In 8086 the overflow flag is set when _____________. |
| A. | the sum is more than 16 bits. |
| B. | signed numbers go out of their range after an arithmetic operation. |
| C. | carry and sign flags are set. |
| D. | subtraction |
| Answer» C. carry and sign flags are set. | |
| 22. |
In 8086, Example for Non maskable interrupts are ________. |
| A. | trap |
| B. | rst6.5 |
| C. | intr |
| D. | rst6.6 |
| Answer» B. rst6.5 | |
| 23. |
What is DEN? |
| A. | direct enable |
| B. | data entered |
| C. | data enable |
| D. | data encoding |
| Answer» D. data encoding | |
| 24. |
ALE stands for ___________ |
| A. | address latch enable |
| B. | address level enable |
| C. | address leak enable |
| D. | address leak extension |
| Answer» B. address level enable | |
| 25. |
8086 and 8088 contains _______ transistors |
| A. | 29000 |
| B. | 24000 |
| C. | 34000 |
| D. | 54000 |
| Answer» B. 24000 | |
| 26. |
Expansion for HMOS technology_______ |
| A. | high level mode oxygen semiconductor |
| B. | high level metal oxygen semiconductor |
| C. | high performance medium oxide semiconductor |
| D. | high performance metal oxide semiconductor |
| Answer» E. | |
| 27. |
In which year, 8086 was introduced? |
| A. | 1978 |
| B. | 1979 |
| C. | 1977 |
| D. | 1981 |
| Answer» B. 1979 | |
| 28. |
CS connect the output of ______ |
| A. | encoder |
| B. | decoder |
| C. | slave program |
| D. | buffer |
| Answer» C. slave program | |
| 29. |
The _______ is used to connect more microprocessor |
| A. | peripheral device |
| B. | cascade |
| C. | i/o devices |
| D. | control unit |
| Answer» C. i/o devices | |
| 30. |
The _______ pin is used to select direct command word |
| A. | a0 |
| B. | d7-d6 |
| C. | a12 |
| D. | ad7-ad6 |
| Answer» B. d7-d6 | |
| 31. |
__________ generate interrupt signal to microprocessor and receive acknowledge |
| A. | priority resolver |
| B. | control logic |
| C. | interrupt request register |
| D. | interrupt register |
| Answer» C. interrupt request register | |
| 32. |
Bits in IRR interrupt are ______ |
| A. | reset |
| B. | set |
| C. | stop |
| D. | start |
| Answer» C. stop | |
| 33. |
___________ signal prevent the microprocessor from reading the same data more than one |
| A. | pipelining |
| B. | handshaking |
| C. | controlling |
| D. | signaling |
| Answer» C. controlling | |
| 34. |
The primary function of the _____________ is to accept data from I/P devices |
| A. | multiprocessor |
| B. | microprocessor |
| C. | peripherals |
| D. | interfaces |
| Answer» C. peripherals | |
| 35. |
An _________ is used to fetch one address |
| A. | internal decoder |
| B. | external decoder |
| C. | encoder |
| D. | register |
| Answer» B. external decoder | |
| 36. |
_____ has certain signal requirements write into and read from its registers |
| A. | memory |
| B. | register |
| C. | both (a) and (b) |
| D. | control |
| Answer» B. register | |
| 37. |
Memory is an integral part of a _______ system |
| A. | supercomputer |
| B. | microcomputer |
| C. | mini computer |
| D. | mainframe computer |
| Answer» C. mini computer | |
| 38. |
_______ signal is generated by combining RD and WR signals with IO/M |
| A. | control |
| B. | memory |
| C. | register |
| D. | system |
| Answer» B. memory | |
| 39. |
The remaining address line of ______ bus is decoded to generate chip select signal |
| A. | data |
| B. | address |
| C. | control bus |
| D. | both (a) and (b) |
| Answer» C. control bus | |
| 40. |
must be added to address lines of the _______ chip. |
| A. | single |
| B. | memory |
| C. | multiple |
| D. | triple |
| Answer» C. multiple | |
| 41. |
Microprocessor provides signal like ____ to indicate the read operatio |
| A. | low |
| B. | mcmw |
| C. | mcmr |
| D. | mcmwr |
| Answer» D. mcmwr | |
| 42. |
The ________of the memory chip will identify and select the register for the EPROM |
| A. | internal decoder |
| B. | external decoder |
| C. | address decoder |
| D. | data decoder |
| Answer» B. external decoder | |
| 43. |
register should be selected |
| A. | address |
| B. | one |
| C. | two |
| D. | three |
| Answer» C. two | |
| 44. |
The Microprocessor places __________ address on the address bus |
| A. | 4 bit |
| B. | 8 bit |
| C. | 16 bit |
| D. | 32 bit |
| Answer» D. 32 bit | |
| 45. |
To perform any operations, the Mp should identify the __________ |
| A. | register |
| B. | memory |
| C. | interface |
| D. | system |
| Answer» B. memory | |
| 46. |
and write into register |
| A. | multiprocessor |
| B. | microprocessor |
| C. | dual processor |
| D. | coprocessor |
| Answer» C. dual processor | |
| 47. |
The main concerns of the ___________ are to define a flexible set of commands |
| A. | memory interface |
| B. | peripheral interface |
| C. | both (a) and (b) |
| D. | control interface |
| Answer» B. peripheral interface | |
| 48. |
interrupted program |
| A. | forward |
| B. | return |
| C. | data |
| D. | line |
| Answer» C. data | |
| 49. |
The ___ bus controller device decodes the signals to produce the control bus signal |
| A. | internal |
| B. | data |
| C. | external |
| D. | address |
| Answer» D. address | |
| 50. |
In max mode, control bus signal So,S1 and S2 are sent out in ____________ form |
| A. | decoded |
| B. | encoded |
| C. | shared |
| D. | unshared |
| Answer» C. shared | |