When a clock signal is gated with another signal like load signal, output is not affected.

• A. true
• B. false