The stage in which the CPU fetches the instructions from the instruction cache in superscalar organization is

• A. Prefetch stage
• B. D1 (first decode) stage
• C. D2 (second decode) stage
• D. Final stage