The remaining address line of bus is decoded to generate chip select signal

• A. data
• B. address
• C. control bus
• D. both (a) and (b)