One can’t define an array without any constraints in VHDL.

1.	One can’t define an array without any constraints in VHDL.
A.	True
B.	False
Answer» C.

Discussion