MCQOPTIONS
Home
About Us
Contact Us
Bookmark
Saved Bookmarks
Testing Subject
General Aptitude
Logical and Verbal Reasoning
English Skills Ability
Technical Programming
Current Affairs
General Knowledge
Finance & Accounting
GATE (Mechanical Engineering)
Chemical Engineering
→
Vhdl
→
User Defined Data Types
→
Generics in VHDL can be treated as _______
1.
Generics in VHDL can be treated as _______
A.
Global variable
B.
Local variable
C.
Variable
D.
Signal
Answer» B. Local variable
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Which of the following can be used as a generic in a complex digital design with many inputs and two outputs?
Generics in VHDL can be treated as _______
Which function is used to map a generic on design?
GENERIC (n : INTEGER := 8); In this statement, the mode of generic n is _______
A generic can t be declared in a component declaration.
In which part of the VHDL code, generics are declared?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies