A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32. What is the maximum size of the op-code field if the instruction has a register operand and a memory address operand?

A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32.

1.	A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32. What is the maximum size of the op-code field if the instruction has a register operand and a memory address operand?
A.	8 bits
B.	9 bits
C.	10 bits
D.	11 bits
Answer» C. 10 bits

Discussion

No Comment Found

Related MCQs

A stack organised computer is characterised by instructions with
Consider a 32-bit processor which supports 70 instructions. Each instruction is 32 bit long and has 4 fields namely opcode, two register identifiers and an immediate operand of unsigned integer type. Maximum value of the immediate operand that can be supported by the processor is 8191. How many registers the processor has?
A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32. What is the maximum size of the op-code field if the instruction has a register operand and a memory address operand?
Consider a processor with byte - addressable memory. Assume that all registers, including Program Counter (PC) and Program Status Word (PSW), are of size 2 bytes. A stack in the main memory is implemented from memory location (0100)16 and it grows upward. The stack pointer (SP) points to the top element of the stack. The current value of SP is (016E)16. The CALL instruction is of two words, the first word is the op - code and the second word is the starting address of the subroutine (one word = 2 bytes). The CALL instruction is implemented as follows:• Store the current value of PC in the stack• Store the value of PSW register in the stack• Load the starting address of the subroutine in PCThe content of PC just before the fetch of a CALL instruction is (5FA0)16. After execution of the CALL instruction, the value of the stack pointer is
A micro programmed control unit
A byte addressable computer has a memory capacity of 2m KB (Kbytes) and can perform 2n operations. An instruction involving 3 operands and one operator needs maximum of
In the architecture of 8085 microprocessor match the following:A. Processing unitI. InterrruptB. Instruction unitII. General purpose RegisterC. Storage and Interface unitIII. ALU IV. Timing and ControlCode:
A computer which issues instructions in order, has only 2 registers and 3 opcodes ADD, SUB and MOV. Consider 2 different implementations of the following basic block:Case 1 Case 2t1 = a + b; t2 = c + d;t2 = c + d; t3 = e – t2;t3 = e – t2; t1 = a + b;t4 = t1 – t2; t4 = t1 – t2; Assume that all operands are initially in memory. Final value of computation also has to reside in memory. Which one is better in terms of memory and by how many MOV instructions?
Action implementing instructor’s meaning are actually carried out by____
Program counter contents indicate:

A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32. What is the maximum size of the op-code field if the instruction has a register operand and a memory address operand?

Discussion

No Comment Found

Related MCQs

Reply to Comment