What is an ambiguous condition in a NAND based S’-R’ latch?

• A. s’=0, r’=1
• B. s’=1, r’=0
• C. s’=1, r’=1
• D. s’=0, r’=0