The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address output delay is

• A. 1
• B. 2
• C. 3
• D. 4