Select the response that best describes the use of the Master Reset on – McqOptions

MCQOPTIONS

1.	Select the response that best describes the use of the Master Reset on typical 4-bit binary counters.
A.	When MR1 and MR2 are both HIGH, all Qs will be reset to zero.
B.	When MR1 and MR2 are both HIGH, all Qs will be reset to one.
C.	MR1 and MR2 are provided to synchronously reset all four flip-flops.
D.	To enable the count mode, MR1 and MR2 must be held LOW.
Answer» B. When MR1 and MR2 are both HIGH, all Qs will be reset to one.

Discussion

No Comment Found

Related MCQs

A MOD-16 ripple counter is holding the count 1001. What will the count be after 31 clock pulses?
After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored in 4, 3, 2, 1, 0 of the register in Figure 7-5?
A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (t) is ________.
Any divide-by- counter can be formed by using external gating to ________ at a predetermined number.
The designation means that the ________.
What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of = 22 ns and = 15 ns?
The term refers to events that do not occur at the same time.
The term , as applied to counter operations, means that the counter is clocked such that each flip-flop in the counter is triggered at the same time.
A J-K flip-flop excitation table lists the present state, the next state, and the and levels required to produce each transition.
A parallel in/serial out shift register enters all data bits simultaneously and transfers them out one bit at a time.