Memory access in RISC architecture is limited to instructions

• A. call and ret
• B. push and pop
• C. sta and lda
• D. mov and jmp