In VHDL, what is a GENERATE statement?

• A. The start statement of a program
• B. Not used in VHDL or ADHL
• C. A way to get the computer to generate a program from a circuit diagram
• D. A way to tell the compiler to replicate several components