In time division switches, if each memory access takes 100 ns and one frame period is 125ms, then maximum number of lines that can be supported is

• A. 625
• B. 1250
• C. 2300
• D. 318