In clocked CMOS logic, output in evaluated in

• A. on period
• B. off period
• C. both periods
• D. half of on period