generate interrupt signal to microprocessor and receive acknowledge

• A. priority resolver
• B. control logic
• C. interrupt request register
• D. interrupt register