Assume a 4-bit ripple counter has a failure in the second flip-flop su – McqOptions

MCQOPTIONS

1.	Assume a 4-bit ripple counter has a failure in the second flip-flop such that it ‚Äö√Ñ√∂‚àö√ë‚àö‚à´locks up‚Äö√Ñ√∂‚àö√ë‚àöœÄ. The third and fourth stages will$#
A.	Continue to count with correct outputs
B.	Continue to count but have incorrect outputs
C.	Stop counting
D.	Turn into molten silicon
Answer» D. Turn into molten silicon

Discussion

No Comment Found

Related MCQs

Assume a 4-bit ripple counter has a failure in the second flip-flop such that it “locks up”. The third and fourth stages will __________
A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because of __________
A reliable method for eliminating decoder spikes is the technique called ________
As the number of flip flops are increased, the total propagation delay of __________
A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to __________
The main drawback of a ripple counter is that __________
What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of tPHL = 22 ns and tPLH = 15 ns?
A ripple counter’s speed is limited by the propagation delay of __________
A ripple counter’s speed is limited by the propagation delay of ____________
A_RELIABLE_METHOD_FOR_ELIMINATING_DECODER_SPIKES_IS_THE_TECHNIQUE_CALLED_________?$