A pulse train with a frequency of 1 MHz is counted using a mod-1024 ripple counter built with J-K flip-flops. For proper operation of the counter the maximum permissible propagation delay per flip-flop stage is

A pulse train with a frequency of 1 MHz is counted using a mod-1024 ri

1.	A pulse train with a frequency of 1 MHz is counted using a mod-1024 ripple counter built with J-K flip-flops. For proper operation of the counter the maximum permissible propagation delay per flip-flop stage is
A.	100 ns
B.	50 ns
C.	20 ns
D.	10 ns
Answer» B. 50 ns

Discussion

No Comment Found

Related MCQs

When two counters are cascaded, the overall mod number is equal to the __________ of their individual mod numbers.
Determine the output frequency of the given circuit if the input CLK frequency is 1 MHz.
A decade counter is also referred to as
Consider the following statements regarding registers and latches:1. Registers are temporary storage devices, whereas latches are not.2. A latch employs cross-coupled feedback connections.3. A register stores a binary word, whereas a latch does not.The correct statement(s) is/are:
For NOR circuit SR flip flop the not allowed condition is ______.
Given below are two statements. One is labeled as Assertion (A) and the other is labeled as reason (R):Assertion (A): Clocked R-S flip-flops are considered semi-transparent.Reason (R): The output Q of a clocked R-S flipflop changes state in response to input changes immediately provided ENABLE is high.Choose the correct option
A counter is constructed with three D flip-flops. The input-output pairs are named (D0, Q0), (D1, Q1), and (D2, Q2), where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Gray-code sequence 000, 001, 011, 010, 110, 111, 101, and 100, repeating periodically. Note that the bits are listed in the Q2 Q1 Q0 format. The combinational logic expression for D1 is
For the figure shown, each flip flop has a propagation delay of 10 ns. Determine the total propagation delay from the triggering edge of a clock pulse until a corresponding change can occur in the state of Q3.
Given below is the diagram of a synchronous sequential circuit with one J-K flip-flop and one T flip-flop with their outputs denoted as A and B respectively, with JA = (Aʹ + Bʹ), KA = (A + B), and TB = A.Starting from the initial state (AB = 00), the sequence of states (AB) visited by the circuit is
A cascaded arrangement of flip-flops, where the output of one flip flop drives the clock input of the following flip flop is known as

A pulse train with a frequency of 1 MHz is counted using a mod-1024 ripple counter built with J-K flip-flops. For proper operation of the counter the maximum permissible propagation delay per flip-flop stage is

Discussion

No Comment Found

Related MCQs

Reply to Comment