A DRAM has a RAS and a CAS because ________.

• A. the address lines are multiplexed to reduce pin count
• B. the RAS determines the operation mode and the CAS enables the tristate outputs
• C. the RAS latches in the address and the CAS latches in data
• D. None of the above